Webinar "Secure Boot Features and Secure Boot Overview for Xilinx Versal ACAP" -jetzt anmelden-

Unsere Schulungen - Wissen kompetent vermittelt

Workshop- & Seminarprogramm 2022 

Profitieren Sie vom professionellen Know-how unseres E-Teams bei Xilinx-Technologien und Hardwarebeschreibungssprachen: Als Experten mit großer Erfahrung vermitteln Ihnen unsere Teammitglieder die gewünschten Xilinx-Inhalte bzw. Hardwarebeschreibungssprachen gezielt und persönlich.

Es ist an der Zeit, Ihren Spartan-6 in die kostenoptimierte Xilinx 7-Series Familie umzuwandeln!

Erfahren Sie mehr  buchen Sie jetzt

Unser Programm bietet Inhalte zu Easy Start, Connectivity, FPGA-Technology, Embedded Themen, Vivado, VHDL, Verilog, SystemVerilog, Tcl, Python, DSP, Verifikation und Image Processing. Neben den F2F-Schulungen und Seminaren bieten wir auch Online-Training an. Wählen Sie zwischen einstündigen Webinaren, Shorties und Online Schulungen. Oder wäre unsere Langzeitausbildung etwas für Sie?

Jährlich haben Sie die Wahl aus über 80 Schulungen mit verschiedensten Inhalten. An verschiedenen Standorten in Deutschland oder Inhouse unterrichten Mitglieder unseres Embedded-Teams unter anderem Ingenieure, Techniker, Geschäftsführer, Einkäufer, Projektleiter, Entwickler und Mitarbeiter aus der Verwaltung. Pro Jahr schulen wir dabei rund 1100 Teilnehmer zu Themen der Xilinx-Technologien und von Hardwarebeschreibungssprachen.

Die Länge der Schulungen richtet sich nach den Lerninhalten. Buchen können Sie bei uns ein kostenloses Tagesseminar, einen zwei-/dreitägigen Workshop oder einen fünftägigen Power-Workshop. Möglich sind auch kundenspezifische Schulungen über mehrere Monate. PLC2 bietet darüberhinaus eine Langzeitausbildung für Ihre persönliche Weiterbildung an.

Business

Datum
Titel
Ort
12.09.2022
Frankfurt
11.10.2022
München

Easy Start

Datum
Titel
Ort
11.07.2022
Easy Start Embedded for ZYNQ UltraScale+ MPSoC Systems
Frankfurt
25.07.2022
Easy Start Embedded for ZYNQ-7000 SoC Systems
München
25.07.2022
Easy Start FPGA Vivado - LIVE ONLINE
Online
01.08.2022
Easy Start FPGA Vivado
Stuttgart
26.09.2022
Easy Start with the Kria KV260 Vision AI Starter Kit
Freiburg
04.10.2022
Easy Start Embedded for ZYNQ UltraScale+ MPSoC Systems
Berlin
10.10.2022
Easy Start Embedded for ZYNQ-7000 SoC Systems
Stuttgart
10.11.2022
Easy Start with the Kria KV260 Vision AI Starter Kit
Stuttgart
21.11.2022
Easy Start FPGA Vivado
Frankfurt
01.12.2022
Easy Start Embedded for ZYNQ UltraScale+ MPSoC Systems
Freiburg
Auf Anfrage
Easy Start Embedded PetaLinux

FPGA

Datum
Titel
Ort
01.06.2022
Designing with the Spartan-7 Family
Frankfurt
01.06.2022
Compact VHDL for Synthesis
Frankfurt
07.06.2022
Vivado Logic Analyzer - LIVE ONLINE
Online
07.06.2022
Git for EDA Tool Flows - LIVE ONLINE
Online
07.06.2022
Advanced Verification with OSVVM - LIVE ONLINE
Online
08.06.2022
Compact VHDL for Simulation
Frankfurt
09.06.2022
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
20.06.2022
Professional VHDL Testbenches and Verification with OSVVM
Freiburg
20.06.2022
FPGA Design Techniques Essentials - LIVE ONLINE
Online
20.06.2022
VIVADO Design Suite Tool Flow
Stuttgart
21.06.2022
VHDL for Simulation - LIVE ONLINE
Online
21.06.2022
FPGA Design Techniques - LIVE ONLINE
Online
21.06.2022
VIVADO Design Suite Static Timing Analysis and XILINX Design Constraints
Stuttgart
27.06.2022
Vivado Timing Constraints and Analysis - LIVE ONLINE
Online
27.06.2022
VHDL for Synthesis - LIVE ONLINE
Online
27.06.2022
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
27.06.2022
Compact UltraScale/UltraScale+
Freiburg
27.06.2022
Vivado Design Flow - LIVE ONLINE
Online
28.06.2022
Developing for Mission Critical FPGA & SoC
Berlin
29.06.2022
Debugging Techniques Using the VIVADO Logic Analyzer
Freiburg
11.07.2022
Professional FPGA
Freiburg
11.07.2022
Introduction to Verification with OSVVM - LIVE ONLINE
Online
11.07.2022
Dynamic Function eXchange DFX
Stuttgart
18.07.2022
Professional VIVADO
Freiburg
18.07.2022
Vivado IP Flow - LIVE ONLINE
Online
18.07.2022
Continuous Integration for EDA Tools - LIVE ONLINE
Online
18.07.2022
Professional FPGA Schaltungstechnik
Freiburg
18.07.2022
Frankfurt
21.07.2022
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
25.07.2022
Freiburg
25.07.2022
SystemVerilog – Advanced Verification for FPGA Design
Berlin
28.07.2022
UVM Made Easy for FPGA Designers
Berlin
01.08.2022
Git for EDA Tool Flows - LIVE ONLINE
Online
03.08.2022
Compact FPGA Schaltungstechnik
Stuttgart
08.08.2022
Vivado Logic Analyzer - LIVE ONLINE
Online
08.08.2022
Advanced Verification with OSVVM - LIVE ONLINE
Online
09.08.2022
Compact VHDL Testbenches and Verification with OSVVM
Berlin
10.08.2022
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
12.09.2022
Designing with the Spartan-7 Family
Berlin
12.09.2022
Compact VHDL for Synthesis
Stuttgart
12.09.2022
Compact Verilog
Frankfurt
13.09.2022
FPGA Designer - Langzeitausbildung
Freiburg
15.09.2022
Compact UltraScale/UltraScale+
Frankfurt
15.09.2022
Compact VHDL for Simulation
Stuttgart
19.09.2022
Professional VHDL Testbenches and Verification with OSVVM
Freiburg
19.09.2022
VIVADO Design Suite Tool Flow
Frankfurt
20.09.2022
VIVADO Design Suite Static Timing Analysis and XILINX Design Constraints
Frankfurt
28.09.2022
Debugging Techniques Using the VIVADO Logic Analyzer
Stuttgart
28.09.2022
Developing for Mission Critical FPGA & SoC
Freiburg
05.10.2022
Compact FPGA Schaltungstechnik
Berlin
05.10.2022
Compact VHDL Testbenches and Verification with OSVVM
München
10.10.2022
Professional VIVADO
Freiburg
17.10.2022
Dynamic Function eXchange DFX
Freiburg
17.10.2022
SystemVerilog – Advanced Verification for FPGA Design
Freiburg
20.10.2022
UVM Made Easy for FPGA Designers
Freiburg
24.10.2022
Professional FPGA
München
24.10.2022
Frankfurt
02.11.2022
Designing with the Spartan-7 Family
Stuttgart
07.11.2022
Professional FPGA Schaltungstechnik
Freiburg
07.11.2022
Professional VHDL Testbenches and Verification with OSVVM
Stuttgart
07.11.2022
VIVADO Design Suite Tool Flow
Berlin
08.11.2022
VIVADO Design Suite Static Timing Analysis and XILINX Design Constraints
Berlin
16.11.2022
Compact UltraScale/UltraScale+
Stuttgart
21.11.2022
Compact VHDL for Synthesis
München
24.11.2022
Compact VHDL for Simulation
München
05.12.2022
Debugging Techniques Using the VIVADO Logic Analyzer
Frankfurt
05.12.2022
Freiburg
12.12.2022
Professional VIVADO
Freiburg
12.12.2022
Developing for Mission Critical FPGA & SoC
Frankfurt
12.12.2022
Compact Verilog
Stuttgart
Auf Anfrage
FPGA Power Optimization
Auf Anfrage
Advanced Vivado-Tcl-Scripting
Auf Anfrage
Designing with the XILINX Analog Mixed Signal Solution
Auf Anfrage
SysML-Einführung für Systemingenieure
Video on demand
Partially Constrained Record Types in VHDL-2008 or: How to wire components effectively? - WEBINAR
Online

Embedded

Datum
Titel
Ort
30.05.2022
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
01.06.2022
PCI Express Hands-on System Development
Berlin
01.06.2022
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
07.06.2022
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
07.06.2022
ZYNQ-7000 SoC System Architecture
Berlin
08.06.2022
Advanced Versal AI Engine
Frankfurt
08.06.2022
Advanced ZYNQ Ultrascale+ MPSoC for HW Designers
Berlin
13.06.2022
Embedded Linux Treiberentwicklung
Berlin
13.06.2022
Compact ZYNQ-7000 SoC for HW Designers
Freiburg
13.06.2022
Zynq UltraScale+ MPSoC for the Hardware Designer - LIVE ONLINE
Online
13.06.2022
ZYNQ UltraScale+ MPSoC System Architecture
Frankfurt
20.06.2022
Compact Python for Embedded
Freiburg
20.06.2022
Professional Python for Embedded
Freiburg
20.06.2022
Professional ZYNQ UltraScale+ MPSoC
Freiburg
20.06.2022
Stuttgart
20.06.2022
Professional Versal ACAP
Stuttgart
27.06.2022
Compact ZYNQ-7000 SoC for SW Designers
Berlin
27.06.2022
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
29.06.2022
Embedded Design with PetaLinux Tools
Frankfurt
29.06.2022
AXI Interface Technology
Frankfurt
29.06.2022
Secure Boot Features and Secure Boot Overview for Xilinx Versal ACAP - WEBINAR
Online
11.07.2022
Professional ZYNQ-7000 SoC
Freiburg
11.07.2022
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
13.07.2022
Developing Multimedia Solutions with the VCU and GStreamer
Frankfurt
13.07.2022
Online
18.07.2022
München
18.07.2022
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
18.07.2022
Versal Architecture Essentials - LIVE ONLINE
Online
18.07.2022
Zynq UltraScale+ MPSoC for the Software Designer - LIVE ONLINE
Online
25.07.2022
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
25.07.2022
Versal AI Engine Essentials - LIVE ONLINE
Online
27.07.2022
Compact Versal ACAP for HW Designers
München
01.08.2022
Compact Vitis for Acceleration
Freiburg
01.08.2022
Versal ACAP System Architecture
Stuttgart
01.08.2022
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
03.08.2022
Compact Versal ACAP for SW Designers
Freiburg
08.08.2022
Freiburg
09.08.2022
Compact ZYNQ UltraScale+ MPSoC for SW Designers
Berlin
15.08.2022
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
23.08.2022
Compact ZYNQ UltraScale+ MPSoC for HW Designers
Berlin
05.09.2022
Compact Python for Embedded
Frankfurt
05.09.2022
Professional Python for Embedded
Frankfurt
05.09.2022
Advanced Versal AI Engine
Freiburg
08.09.2022
ZYNQ-7000 SoC System Architecture
Freiburg
12.09.2022
PCI Express Hands-on System Development
Frankfurt
12.09.2022
Compact ZYNQ-7000 SoC for SW Designers
Freiburg
12.09.2022
AXI Interface Technology
Berlin
12.09.2022
Professional Versal ACAP
Frankfurt
14.09.2022
Embedded Design with PetaLinux Tools
Berlin
15.09.2022
ZYNQ UltraScale+ MPSoC System Architecture
Freiburg
19.09.2022
Compact ZYNQ-7000 SoC for HW Designers
Frankfurt
19.09.2022
Professional ZYNQ UltraScale+ MPSoC
Freiburg
19.09.2022
Compact Embedded Linux
München
19.09.2022
Designing with RF Data Converters
Stuttgart
20.09.2022
Compact Vitis for Software Designer
Berlin
26.09.2022
Stuttgart
28.09.2022
Advanced ZYNQ Ultrascale+ MPSoC for HW Designers
Frankfurt
05.10.2022
Compact Versal ACAP for SW Designers
Berlin
05.10.2022
FPGA Designer Embedded - Langzeitausbildung
Freiburg
06.10.2022
Developing Multimedia Solutions with the VCU and GStreamer
Berlin
12.10.2022
Compact Versal ACAP for HW Designers
Stuttgart
17.10.2022
Frankfurt
24.10.2022
Professional ZYNQ-7000 SoC
Freiburg
02.11.2022
Compact ZYNQ-7000 SoC for SW Designers
Frankfurt
07.11.2022
Professional Versal ACAP
Freiburg
14.11.2022
Compact ZYNQ UltraScale+ MPSoC for SW Designers
Freiburg
14.11.2022
Compact Vitis for Acceleration
Frankfurt
21.11.2022
ZYNQ-7000 SoC System Architecture
München
21.11.2022
Professional Python for Embedded
Berlin
21.11.2022
Compact Python for Embedded
Berlin
21.11.2022
Embedded Linux Treiberentwicklung
Freiburg
21.11.2022
Compact ZYNQ UltraScale+ MPSoC for HW Designers
München
23.11.2022
Versal ACAP System Architecture
München
29.11.2022
Embedded Design with PetaLinux Tools
München
29.11.2022
AXI Interface Technology
München
01.12.2022
ZYNQ UltraScale+ MPSoC System Architecture
München
05.12.2022
Compact Vitis for Software Designer
München
05.12.2022
PCI Express Hands-on System Development
Stuttgart
12.12.2022
Designing with RF Data Converters
München
12.12.2022
Compact ZYNQ-7000 SoC for HW Designers
München
12.12.2022
Professional ZYNQ UltraScale+ MPSoC
Frankfurt
19.12.2022
Advanced Versal AI Engine
München
19.12.2022
Advanced ZYNQ Ultrascale+ MPSoC for HW Designers
Stuttgart
Auf Anfrage
Essentials of Microprocessors
Auf Anfrage
Migrate to Real-Time OS: Hands-On System Development
Auf Anfrage
High-Speed Ethernet – Hands-On System Development
Auf Anfrage
Embedded Linux Development with Yocto Project
Auf Anfrage
RISC-V Architecture and FPGA Implementation
Auf Anfrage
Professional MicroBlaze System Design
Auf Anfrage
RISC-V Core Verification and Compliance Testing
Auf Anfrage
Real-Time Control System Development using RTOS
Video on demand
Xilinx Versal ACAP - Creating a Custom Embedded Platform - WEBINAR
Online
Video on demand
Introduction into ROS Video Application Acceleration using Kria SOM and Vitis Tools - WEBINAR
Online
Video on demand
Designing with IP Integrator Tool 101 - WEBINAR
Online
Video on demand
Xilinx Versal ACAP – Application acceleration on heterogenous platforms - WEBINAR
Online
Video on demand
Acceleration Kernels with Versal AI Engine - WEBINAR
Online
Video on demand
Embedded Device Driver Management in Vitis - WEBINAR
Online
Video on demand
Vitis Tools for Acceleration - Creating a RTL Kernel: from HDL to reusable packaged Kernel - WEBINAR
Online
Video on demand
Introduction to AI Applications using Kria SoM - WEBINAR
Online
Video on demand
Vitis AI - Creating an Edge Inference Solution - WEBINAR
Online

DSP & Image Processing

Datum
Titel
Ort
05.09.2022
DSP Design using System Generator
Freiburg
05.09.2022
Expert DSP Design
Freiburg
08.09.2022
Model Composer
Freiburg
05.12.2022
DSP Design using System Generator
Berlin
05.12.2022
Expert DSP Design
Berlin
08.12.2022
Model Composer
Berlin

Connectivity

Datum
Titel
Ort
13.06.2022
High-Speed Memory Interfacing
München
20.06.2022
Signal Integrity
Berlin
23.06.2022
FPGA Board-Design
Berlin
11.07.2022
VERSAL ACAP Connectivity (5 Tage)
Berlin
11.07.2022
Designing an Integrated PCI Express System PCIe Gen3 - LIVE ONLINE
Online
18.07.2022
PCIe Protocol Overview - LIVE ONLINE
Online
18.07.2022
DDR4 Interfacing with XILINX FPGAs
Frankfurt
25.07.2022
UltraScale FPGAs – Connectivity
Frankfurt
25.07.2022
Designing with Xilinx Serial Transceivers - LIVE ONLINE
Online
01.08.2022
Professional PCI Express
Frankfurt
05.09.2022
Designing with Multi-Gigabit Serial I/O
Frankfurt
12.09.2022
Designing with PCI Express
München
14.09.2022
Designing with Ethernet MAC Controllers
Berlin
26.09.2022
ZYNQ – Board Design and High Speed Interfacing
Berlin
24.10.2022
UltraScale FPGAs – Connectivity
Berlin
02.11.2022
High-Speed Memory Interfacing
Frankfurt
07.11.2022
VERSAL ACAP Connectivity (5 Tage)
Stuttgart
14.11.2022
Professional PCI Express
Freiburg
17.11.2022
Designing with Ethernet MAC Controllers
Freiburg
21.11.2022
Signal Integrity
Stuttgart
24.11.2022
FPGA Board-Design
Stuttgart
05.12.2022
Designing with PCI Express
Berlin
19.12.2022
DDR4 Interfacing with XILINX FPGAs
Stuttgart

Online Training

Datum
Titel
Ort
30.05.2022
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
01.06.2022
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
07.06.2022
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
07.06.2022
Vivado Logic Analyzer - LIVE ONLINE
Online
07.06.2022
Git for EDA Tool Flows - LIVE ONLINE
Online
07.06.2022
Advanced Verification with OSVVM - LIVE ONLINE
Online
09.06.2022
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
13.06.2022
Zynq UltraScale+ MPSoC for the Hardware Designer - LIVE ONLINE
Online
20.06.2022
FPGA Design Techniques Essentials - LIVE ONLINE
Online
21.06.2022
VHDL for Simulation - LIVE ONLINE
Online
21.06.2022
FPGA Design Techniques - LIVE ONLINE
Online
27.06.2022
Vivado Timing Constraints and Analysis - LIVE ONLINE
Online
27.06.2022
VHDL for Synthesis - LIVE ONLINE
Online
27.06.2022
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
27.06.2022
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
27.06.2022
Vivado Design Flow - LIVE ONLINE
Online
29.06.2022
Secure Boot Features and Secure Boot Overview for Xilinx Versal ACAP - WEBINAR
Online
11.07.2022
Introduction to Verification with OSVVM - LIVE ONLINE
Online
11.07.2022
Designing an Integrated PCI Express System PCIe Gen3 - LIVE ONLINE
Online
11.07.2022
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
13.07.2022
Online
18.07.2022
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
18.07.2022
PCIe Protocol Overview - LIVE ONLINE
Online
18.07.2022
Vivado IP Flow - LIVE ONLINE
Online
18.07.2022
Continuous Integration for EDA Tools - LIVE ONLINE
Online
18.07.2022
Versal Architecture Essentials - LIVE ONLINE
Online
18.07.2022
Zynq UltraScale+ MPSoC for the Software Designer - LIVE ONLINE
Online
21.07.2022
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
25.07.2022
Designing with Xilinx Serial Transceivers - LIVE ONLINE
Online
25.07.2022
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
25.07.2022
Easy Start FPGA Vivado - LIVE ONLINE
Online
25.07.2022
Versal AI Engine Essentials - LIVE ONLINE
Online
01.08.2022
Git for EDA Tool Flows - LIVE ONLINE
Online
01.08.2022
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
08.08.2022
Vivado Logic Analyzer - LIVE ONLINE
Online
08.08.2022
Advanced Verification with OSVVM - LIVE ONLINE
Online
10.08.2022
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
15.08.2022
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
Video on demand
Partially Constrained Record Types in VHDL-2008 or: How to wire components effectively? - WEBINAR
Online
Video on demand
Xilinx Versal ACAP - Creating a Custom Embedded Platform - WEBINAR
Online
Video on demand
Introduction into ROS Video Application Acceleration using Kria SOM and Vitis Tools - WEBINAR
Online
Video on demand
Designing with IP Integrator Tool 101 - WEBINAR
Online
Video on demand
Xilinx Versal ACAP – Application acceleration on heterogenous platforms - WEBINAR
Online
Video on demand
Acceleration Kernels with Versal AI Engine - WEBINAR
Online
Video on demand
Embedded Device Driver Management in Vitis - WEBINAR
Online
Video on demand
Vitis Tools for Acceleration - Creating a RTL Kernel: from HDL to reusable packaged Kernel - WEBINAR
Online
Video on demand
Introduction to AI Applications using Kria SoM - WEBINAR
Online
Video on demand
Vitis AI - Creating an Edge Inference Solution - WEBINAR
Online

Seminare

Datum
Titel
Ort
20.09.2022
FPGA Schaltungstechnik - PLC2
Freiburg
18.10.2022
Schaltungssynthese mit VHDL - PLC2
Stuttgart
15.11.2022
Schaltungssimulation mit VHDL - PLC2
Frankfurt

Berufsbegleitende Weiterbildung

PLC2 bildet Ingenieure und Techniker weiter zu FPGA Experten.  Unser strukturiertes Ausbildungsprogramm vermittelt das Know-how für den gesamten Entwicklungsprozess.

Sie haben die Wahl zwischen zwei zertifizierten Weiterbildungen:

Bei Interesse kontaktieren Sie uns bitte. Wir geben Ihnen gerne genauere Informationen zu unserer Weiterbildung. 

Ansprechpartner


Michael Schwarz
Training & Organisation