The new XILINX FPGA families allow interfaces with high clock and data rates, in which the developer is forced to allow for the effects of signal integrity. The 3-day PLC2 workshop “Signal Integrity for XILINX FPGAs” is aimed at developers who want to implement high-speed interfaces between a XILINX FPGA and other components.
Participants are taught to judge when the signal integrity needs to be taken into account. For further analysis, IBIS models, for example, are available, the use and creation of which is described. These models form the basis for advanced analyses (reflections, crosstalk, etc.) with HyperLynx.
Based on these basic analyses, participants learn how to simulate complex interfaces, for example DDR3 / DDR4 memory interfacing. The simulation of the serial interfaces is based on various design kits, whose design-specific adaptation is shown with a lab.
Grundkenntnisse Schaltungstechnik und Umgang mit Windows-Programmen