Order our complete trainingcatalogue
Trainingkatalog
HomeTrainingDetails

Professional Vitis

Freiburg / Stuttgart / Berlin

To overcome bottlenecks due to sequential processing in embedded systems FPGAs provide massive parallelism and application fitted data path. Xilinx supports such heterogenous FPGA and CPU designs with the Vitis Unified Software Platform. It allows projects for low level hardware drivers to be setup in one toolchain with the datapath projects that use high-level programming languages, e.g. OpenCL API for offloading functionality from CPU to FPGA kernels. This program gets the software developer started on the Vitis Unified Software Platform by introducing the Zynq SoC and MPSoC architectures. Software development knowledge for the standalone platform is provided to cover the basic operation and low level services. Application development on the OS level is combined with insight into driver development. On this platform all is set for development, debug, and profiling of C/C++ and RTL applications targeting data center (DC) and embedded (Edge) e.g. on the XILINX ALVEO accelerator board. Optimization topics and best practices will be provided all along.

The program teaches to:

  • Drive Vitis IDE and migrate from SDK to the Vitis Platform
  • Develop on the Standalone Software Platform
  • Customize board support packages (BSPs) for resource access based on the Xilinx Standalone library
  • Debug and integrate user applications
  • Employ best practices to enable educated design decisions
  • Build software applications with the OpenCL™ API to run hardware kernels on Alveo accelerator cards
  • Build applications using the OpenCL API and the Xilinx runtime (XRT) to schedule hardware kernels and control data flow
  • Understand Vitis platform execution model and XRT
  • Describe kernel development using C/C++ and RTL
  • Use the Vitis Analyzer tool to assess reports
  • Explain ways to optimize a design

usable technology

Xilinx Alveo accelerator cards

Xilinx SoCs und ACAPs


requirements

Basic knowledge of FPGA architectures

Comfort with the C/C++ programming language

Software development flow

Dates


10.08.2020 in Freiburg
12.10.2020 in Stuttgart
07.12.2020 in Berlin

Duration and Cost


Duartion in days: 5Costs:: € 3.100,00 netto per participant incl. documents

Contact


Michael Schwarz

Michael Schwarz

+49 (0) 7664 91313-15
E-Mail

Downloads


Download as Flyer

PLC2 Design

Flexible, dynamic, individual: Your specific design project determines our workflow.

Plc2 Design