Webinar "Partially Constrained Record Types in VHDL-2008 or: How to wire components effectively?" -register now-

Xilinx Versal ACAP – Application acceleration on heterogenous platforms - WEBINAR

With the growing complexity of embedded applications, an efficient mapping of functions to optimized computing units becomes necessary. Especially with FPGAs, such application-specific implementations are possible, which furthermore allow adaptation to changing requirements due to reprogrammability. With the Adaptive Compute Acceleration Platform (ACAP), Xilinx goes beyond the well-known FPGAs by providing computing architectures (engines) in hardware, each optimized for different tasks. To integrate these into an application, an infrastructure is available that also offers external interfaces with repeatable high bandwidth.

Registration:

Register for this webinar for free.

Date:

If the date does not suit you, you still have the possibility to watch this webinar. The webinar will be recorded and available "on demand" afterwards.

Live:

During the webinar you have time to ask questions directly to the trainer.

Material:

As a live participant you will receive a complete list of all answered questions during the webinar after the event.

Language:

The course language is English.


Applicable technologies

  • Vivado Design Suite

Requirements

  • none

Dates


Video on demand | Online
Booking

Duration & Fee


Duration: 1 hour

Fee: 0.00 €
PLC2 FREE LIVE WEBINAR

Contact


Michael Schwarz