Webinar "Understanding Versal: Versal vs. Zynq MPSoC" -register now-

Debugging Techniques Using the VIVADO Logic Analyzer

With the ever increasing integration density of today’s FPGAs, the number of access points for measurements are on a decline. Thus verifying the real functionality is becoming more and more difficult.
Amongst the main reasons for an FPGA internal logic analysis tool are the small number of user I/Os compared to the internal connections, cost and the integration level of the PCB. The former ChipScope Pro tool is now fully integrated in the Vivado Tool Suite. This provides the possibility of FPGA internal logic analysis along with different configurations of the trigger unit and data storage options, to ideally fit the requirements of the measurement task.
Even HDL novices may take advantage of this alternative verification mechanism. It may complement (or replace extensive) HDL simulations when bringing new systems into service.
One of the important points for the implementation is, that despite the additional functionality, the original real time requirement still need to be met.
During the exercises, the debug cores get created for real designs based on a provided evaluation board.
The attendee learns how the software of the logic analyser is structured and in which way commonly known functions such as trigger menu and waveform representation of the captured data are available. Since processor internal bus signals are synchronised to the debugging tool and the retrieved data may be displayed in parallel, this tool is of particular interest for embedded controller applications. Additionally, this verification method allows to accelerate HDL based simulations through the possibility of probing data in hardware and exporting the results for file I/O usage during the next simulation.
This class shows all important features necessary to master even demanding FPGA verification scenarios.

Applicable technologies

  • FPGA technologies


  • Basic knowledge of VHDL
  • Advanced knowledge on XILINX FPGA architectures


05.12.2022 | Frankfurt
27.02.2023 | Berlin
01.06.2023 | Freiburg

Duration & Fee

Duration: 2 days

Fee: 1,500.00 €
net per person including detailed training material, beverages during breaks and lunch


Michael Schwarz

more trainings in this category