Webinar "Understanding Versal: The Adaptable Engines" -register now-

Our training courses - Knowledge imparted competently

Workshop & Seminar program 2022

Each of our training courses has a clear goal: To impart knowledge competently. We carry out this goal, on the one hand, with a wide range of offerings, and on the other hand, with very customized support during the training courses.

Our E-Team experts follow a learning guide, they always focus on the individual strengths and needs of the participants. They focus on technical content and refrain from marketing aspects. Very important for us is: The knowledge we provide is always up to date with the respective technology. We train you in various areas involving embedded systems (among others): Easy Start, FPGA, DSP, Languages, Connectivity, Embedded, Verification, Image Processing, Technology.

Our experts will be at your side in more than 80 highly customised and specifically designed training courses. Every year, we teach more than 1,100 engineers, technicians, managing directors, buyers, project managers, developers and administrative staff at various locations in Germany or in-house. Our customers include hundreds of companies – mainly from Germany, Switzerland and Eastern Europe. We offer participants from the automotive, electronics, aerospace, military, medical, communication or IoT sectors a wide range of training in Xilinx technologies and hardware description languages. Besides our Face-to-Face trainings PLC2 offers also online trainings and webinars.

The length of the training is based on the trained content: You or your staff can attend a free one-day seminar, a two- /three-day workshop, or a five-day power workshop. Customer-specific training can also run over a period of several months. The PLC2 long-term training is an additional chance to get further education.

Easy Start

Date
Title
Location
16.02.2023
Easy Start with the Kria KV260 Vision AI Starter Kit
Frankfurt
21.02.2023
Easy Start FPGA Vivado - LIVE ONLINE
Online
27.02.2023
Easy Start Embedded for ZYNQ-7000 SoC Systems
Freiburg
01.03.2023
Easy Start FPGA Vivado
Berlin
16.03.2023
confirmed
Easy Start Embedded for ZYNQ UltraScale+ MPSoC Systems
Stuttgart
08.05.2023
Easy Start Embedded for ZYNQ-7000 SoC Systems
Frankfurt
15.05.2023
Easy Start FPGA Vivado
Munich
16.05.2023
Easy Start with the Kria KV260 Vision AI Starter Kit
Berlin
Upon request
Easy Start Embedded PetaLinux

FPGA

Date
Title
Location
06.02.2023
Professional FPGA
Stuttgart
06.02.2023
Professional VHDL
Freiburg
06.02.2023
SystemVerilog – Advanced Verification for FPGA Design
Frankfurt
06.02.2023
VIVADO Design Suite Tool Flow
Freiburg
07.02.2023
VIVADO Design Suite Static Timing Analysis and XILINX Design Constraints
Freiburg
09.02.2023
UVM Made Easy for FPGA Designers
Frankfurt
13.02.2023
Stuttgart
13.02.2023
Professional FPGA Circuit Design Technique
Freiburg
20.02.2023
Professional VHDL Testbenches and Verification with OSVVM
Frankfurt
21.02.2023
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
22.02.2023
Compact Verilog
Munich
23.02.2023
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
27.02.2023
Debugging Techniques Using the VIVADO Logic Analyzer
Berlin
27.02.2023
VHDL for Synthesis - LIVE ONLINE
Online
28.02.2023
FPGA Design Techniques Essentials - LIVE ONLINE
Online
01.03.2023
FPGA Design Techniques - LIVE ONLINE
Online
01.03.2023
Vivado Design Flow - LIVE ONLINE
Online
01.03.2023
Designing with the Spartan-7 Family
Freiburg
01.03.2023
Stuttgart
06.03.2023
FPGA Designer - long term training
Freiburg
06.03.2023
VHDL for Simulation - LIVE ONLINE
Online
13.03.2023
Introduction to Verification with OSVVM - LIVE ONLINE
Online
13.03.2023
Continuous Integration for EDA Tools - LIVE ONLINE
Online
20.03.2023
Professional VIVADO
Freiburg
20.03.2023
Compact UltraScale/UltraScale+
Munich
20.03.2023
Vivado IP Flow - LIVE ONLINE
Online
20.03.2023
Compact VHDL Testbenches and Verification with OSVVM
Stuttgart
20.03.2023
Advanced Verification with OSVVM - LIVE ONLINE
Online
27.03.2023
Vivado Timing Constraints and Analysis - LIVE ONLINE
Online
27.03.2023
Git for EDA Tool Flows - LIVE ONLINE
Online
27.03.2023
Compact VHDL for Synthesis
Freiburg
30.03.2023
Vivado Logic Analyzer - LIVE ONLINE
Online
30.03.2023
Compact VHDL for Simulation
Freiburg
17.04.2023
Dynamic Function eXchange DFX
Frankfurt
17.04.2023
Professional FPGA Circuit Design Technique
Freiburg
24.04.2023
SystemVerilog – Advanced Verification for FPGA Design
Munich
24.04.2023
Professional VHDL
Munich
27.04.2023
UVM Made Easy for FPGA Designers
Munich
08.05.2023
Compact Verilog
Freiburg
08.05.2023
Freiburg
10.05.2023
Compact FPGA Circuit Design Technique
Frankfurt
22.05.2023
Professional FPGA
Frankfurt
22.05.2023
Compact VHDL Testbenches and Verification with OSVVM
Freiburg
01.06.2023
Debugging Techniques Using the VIVADO Logic Analyzer
Freiburg
01.06.2023
Designing with the Spartan-7 Family
Frankfurt
05.06.2023
Compact UltraScale/UltraScale+
Freiburg
12.06.2023
Professional VHDL Testbenches and Verification with OSVVM
Freiburg
12.06.2023
VIVADO Design Suite Tool Flow
Stuttgart
13.06.2023
VIVADO Design Suite Static Timing Analysis and XILINX Design Constraints
Stuttgart
19.06.2023
Compact VHDL for Synthesis
Frankfurt
22.06.2023
Compact VHDL for Simulation
Frankfurt
10.07.2023
Professional VIVADO
Frankfurt
12.09.2023
FPGA Designer - long term training
Freiburg
Upon request
Upon request
FPGA Power Optimization
Upon request
Advanced Vivado-Tcl-Scripting
Upon request
Designing with the XILINX Analog Mixed Signal Solution

Embedded

Date
Title
Location
06.02.2023
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
06.02.2023
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
06.02.2023
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
06.02.2023
Designing with RF Data Converters
Berlin
08.02.2023
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
13.02.2023
Compact ZYNQ UltraScale+ MPSoC for HW Designers
Frankfurt
13.02.2023
Online
13.02.2023
Versal Architecture Essentials - LIVE ONLINE
Online
13.02.2023
Embedded Linux Driver Development
Munich
16.02.2023
ZYNQ-7000 SoC System Architecture
Frankfurt
21.02.2023
Understanding Versal: The Adaptable Engines - WEBINAR
Online
22.02.2023
Compact Vitis for Software Designers
Freiburg
22.02.2023
Compact ZYNQ UltraScale+ MPSoC for SW Designers
Stuttgart
27.02.2023
Developing Multimedia Solutions with the VCU and GStreamer
Stuttgart
01.03.2023
Stuttgart
01.03.2023
Zynq UltraScale+ MPSoC for the Hardware Designer - LIVE ONLINE
Online
06.03.2023
Professional Versal ACAP
Munich
06.03.2023
Professional ZYNQ UltraScale+ MPSoC
Freiburg
13.03.2023
Compact ZYNQ-7000 SoC for HW Designers
Stuttgart
13.03.2023
AXI Interface Technology
Freiburg
16.03.2023
Understanding Versal: Scalar Engines - The Processing System - WEBINAR
Online
20.03.2023
Compact Python for Embedded
Stuttgart
20.03.2023
Professional Python for Embedded
Stuttgart
20.03.2023
Compact ZYNQ-7000 SoC for SW Designers
Munich
20.03.2023
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
20.03.2023
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
20.03.2023
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
22.03.2023
Versal AI Engine Essentials - LIVE ONLINE
Online
23.03.2023
ZYNQ UltraScale+ MPSoC System Architecture
Stuttgart
27.03.2023
Advanced ZYNQ Ultrascale+ MPSoC for HW Designers
Munich
27.03.2023
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
27.03.2023
Compact Embedded Linux
Frankfurt
27.03.2023
Zynq UltraScale+ MPSoC for the Software Designer - LIVE ONLINE
Online
29.03.2023
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
30.03.2023
Embedded Design with PetaLinux Tools
Stuttgart
30.03.2023
Embedded Linux Development with Yocto Project
Frankfurt
03.04.2023
Developing Multimedia Solutions with the VCU and GStreamer
Freiburg
03.04.2023
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
05.04.2023
FPGA Designer Embedded - long term training
Freiburg
17.04.2023
Professional ZYNQ-7000 SoC
Frankfurt
17.04.2023
Versal ACAP System Architecture
Frankfurt
19.04.2023
Compact Versal ACAP for HW Designers
Frankfurt
19.04.2023
Understanding Versal: The AI Engines - WEBINAR
Online
24.04.2023
Freiburg
25.04.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Berlin
03.05.2023
Compact Versal ACAP for SW Designers
Frankfurt
03.05.2023
Compact Vitis for Software Designers
Frankfurt
04.05.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Munich
09.05.2023
Understanding Versal: The DSP Engines - WEBINAR
Online
10.05.2023
Compact ZYNQ UltraScale+ MPSoC for SW Designers
Frankfurt
11.05.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Dortmund
15.05.2023
Compact ZYNQ UltraScale+ MPSoC for HW Designers
Freiburg
22.05.2023
Embedded Linux Driver Development
Stuttgart
22.05.2023
Designing with RF Data Converters
Freiburg
23.05.2023
Berlin
01.06.2023
ZYNQ UltraScale+ MPSoC System Architecture
Frankfurt
05.06.2023
Compact ZYNQ-7000 SoC for HW Designers
Freiburg
12.06.2023
Professional ZYNQ UltraScale+ MPSoC
Frankfurt
19.06.2023
Professional Versal ACAP
Stuttgart
19.06.2023
Compact Embedded Linux
Munich
21.06.2023
Advanced ZYNQ Ultrascale+ MPSoC for HW Designers
Berlin
22.06.2023
Embedded Linux Development with Yocto Project
Munich
26.06.2023
Compact Python for Embedded
Freiburg
26.06.2023
ZYNQ-7000 SoC System Architecture
Berlin
26.06.2023
Professional Python for Embedded
Freiburg
26.06.2023
Frankfurt
26.06.2023
Embedded Design with PetaLinux Tools
Frankfurt
26.06.2023
AXI Interface Technology
Frankfurt
28.06.2023
Compact ZYNQ-7000 SoC for SW Designers
Berlin
04.10.2023
FPGA Designer Embedded - long term training
Freiburg
Upon request
Professional MicroBlaze System Design
Upon request
Essentials of Microprocessors
Video on demand
Embedded Device Driver Management in Vitis - WEBINAR
Online
Video on demand
Versal ACAP: The processing system interfaces - WEBINAR
Online
Video on demand
Vitis – Huge Debugging Varieties - WEBINAR
Online
Video on demand
Understanding Versal: Versal vs. Zynq MPSoC - WEBINAR
Online
Video on demand
Understanding Versal: The Architecture - WEBINAR
Online

DSP & Image Processing

Date
Title
Location
06.02.2023
DSP Design using System Generator
Munich
06.02.2023
Expert DSP Design
Munich
24.04.2023
DSP Design using System Generator
Frankfurt
24.04.2023
Expert DSP Design
Frankfurt

Connectivity

Date
Title
Location
06.02.2023
PCIe Protocol Overview - LIVE ONLINE
Online
13.02.2023
Designing with Xilinx Serial Transceivers - LIVE ONLINE
Online
13.02.2023
Designing with Multi-Gigabit Serial I/O
Munich
21.02.2023
Designing an Integrated PCI Express System PCIe Gen3 - LIVE ONLINE
Online
30.03.2023
PCIe Protocol Overview - LIVE ONLINE
Online
03.05.2023
Designing with Multi-Gigabit Serial I/O
Berlin
08.05.2023
Designing with PCI Express
Freiburg
22.05.2023
Designing with Ethernet MAC Controllers
Stuttgart
Upon request
FPGA Board-Design
Upon request
High-Speed Memory Interfacing

Online Training

Date
Title
Location
06.02.2023
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
06.02.2023
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
06.02.2023
PCIe Protocol Overview - LIVE ONLINE
Online
06.02.2023
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
08.02.2023
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
13.02.2023
Designing with Xilinx Serial Transceivers - LIVE ONLINE
Online
13.02.2023
Online
13.02.2023
Versal Architecture Essentials - LIVE ONLINE
Online
21.02.2023
Spartan-6 to 7-Series/UltraScale+ Migration - LIVE ONLINE
Online
21.02.2023
Designing an Integrated PCI Express System PCIe Gen3 - LIVE ONLINE
Online
21.02.2023
Easy Start FPGA Vivado - LIVE ONLINE
Online
21.02.2023
Understanding Versal: The Adaptable Engines - WEBINAR
Online
23.02.2023
UltraScale/UltraScale+ Architecture - LIVE ONLINE
Online
27.02.2023
VHDL for Synthesis - LIVE ONLINE
Online
28.02.2023
FPGA Design Techniques Essentials - LIVE ONLINE
Online
01.03.2023
FPGA Design Techniques - LIVE ONLINE
Online
01.03.2023
Vivado Design Flow - LIVE ONLINE
Online
01.03.2023
Zynq UltraScale+ MPSoC for the Hardware Designer - LIVE ONLINE
Online
06.03.2023
FPGA Designer - long term training
Freiburg
06.03.2023
VHDL for Simulation - LIVE ONLINE
Online
13.03.2023
Introduction to Verification with OSVVM - LIVE ONLINE
Online
13.03.2023
Continuous Integration for EDA Tools - LIVE ONLINE
Online
16.03.2023
Understanding Versal: Scalar Engines - The Processing System - WEBINAR
Online
20.03.2023
Designing with the Zynq UltraScale+ RFSoC - LIVE ONLINE
Online
20.03.2023
Vivado IP Flow - LIVE ONLINE
Online
20.03.2023
Zynq 7000 SoC for the Hardware Designer - LIVE ONLINE
Online
20.03.2023
Advanced Verification with OSVVM - LIVE ONLINE
Online
20.03.2023
Versal Power and Board Design - Essentials - LIVE ONLINE
Online
22.03.2023
Versal AI Engine Essentials - LIVE ONLINE
Online
27.03.2023
Vivado Timing Constraints and Analysis - LIVE ONLINE
Online
27.03.2023
Git for EDA Tool Flows - LIVE ONLINE
Online
27.03.2023
Zynq UltraScale+ MPSoC for the System Architect - LIVE ONLINE
Online
27.03.2023
Zynq UltraScale+ MPSoC for the Software Designer - LIVE ONLINE
Online
29.03.2023
Migrating to the Vitis Embedded Software Development - LIVE ONLINE
Online
30.03.2023
Vivado Logic Analyzer - LIVE ONLINE
Online
30.03.2023
PCIe Protocol Overview - LIVE ONLINE
Online
03.04.2023
Zynq 7000 SoC for the Software Designer - LIVE ONLINE
Online
19.04.2023
Understanding Versal: The AI Engines - WEBINAR
Online
09.05.2023
Understanding Versal: The DSP Engines - WEBINAR
Online
12.09.2023
FPGA Designer - long term training
Freiburg
Video on demand
Embedded Device Driver Management in Vitis - WEBINAR
Online
Video on demand
Versal ACAP: The processing system interfaces - WEBINAR
Online
Video on demand
Vitis – Huge Debugging Varieties - WEBINAR
Online
Video on demand
Understanding Versal: Versal vs. Zynq MPSoC - WEBINAR
Online
Video on demand
Understanding Versal: The Architecture - WEBINAR
Online

Seminars

Date
Title
Location
22.03.2023
FPGA Schaltungstechnik - PLC2
Munich
04.04.2023
Schaltungssynthese mit VHDL - PLC2
Frankfurt
25.04.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Berlin
04.05.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Munich
11.05.2023
Kria for Software Developers AMD Xilinx System-on-Module (SoM)
Dortmund
16.05.2023
Schaltungssimulation mit VHDL - PLC2
Freiburg

In-service training

PLC2 give further training for engineers and technicians.  Our structured trainingprogram provides the Know-how for the entire development process.

You can choose between two certified trainings:

  • FPGA-Designer
  • FPGA-Designer/Embedded

If you are interested, please contact us. We are pleased to give you further Information. 

ATP Xilinx